This is the temperature where the discharge current limit (DCL) / charge current limit (CCL) limits begin to be reduced due to a low temperature condition. The rate at which the specified limit is reduced depends on the Low Temperature Limit Derating parameter.
| < High SOC Charge Limit Derating | Start Derating Limit At High Temperature > |